Sergiyenko, AnatoliySerhiienko, PavloMozghovyi, IvanMolchanova, Anastasiia2023-04-202023-04-202022Design of data buffers in field programmablr gate arrays / Sergiyenko Anatoliy, Serhiienko Pavlo, Mozghovyi Ivan, Molchanova Anastasiia // Information, Computing and Intelligent systems. – 2022. – No. 3. – Pp. 4–16. – Bibliogr.: 42 ref.https://ela.kpi.ua/handle/123456789/54730The design of the data buffers for the field programable gate array (FPGA) projects is considered. A new method of buffer design is proposed, which is based on the representation of the synchronous dataflow graph in the three-dimensional space, optimization of them, and description in VHDL. The method gives the optimized buffers which are based either on RAM or on the register pipeline. The derived pipeline buffer can be mapped into the shift register primitive of FPGA. The method is built in the experimental SDFCAD framework intended for the pipelined datapath synthesis.enFPGAVHDLsynchronous dataflowdatapath synthesisArticlePp. 4-16https://doi.org/10.20535/2708-4930.3.2022.267302004.3830000-0001-5965-17890000-0003-3030-00740000-0001-5469-486X0000-0001-7328-7151